Regviz

Silicon Labs /ZGM230SB27HNN /USART0_NS /TIMECMP1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIMECMP1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/USART0_S/TIMECMP1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TCMPVAL0 (DISABLE)TSTART 0 (TCMP1)TSTOP0 (DISABLE)RESTARTEN

TSTART=DISABLE, RESTARTEN=DISABLE, TSTOP=TCMP1

Description

No Description

Fields

TCMPVAL

Timer comparator 1.
TSTART

Timer start source

0 (DISABLE): Comparator 1 is disabled

1 (TXEOF): Comparator 1 and timer are started at TX end of frame

2 (TXC): Comparator 1 and timer are started at TX Complete

3 (RXACT): Comparator 1 and timer are started at RX going going Active (default: low)

4 (RXEOF): Comparator 1 and timer are started at RX end of frame
TSTOP

Source used to disable comparator 1

0 (TCMP1): Comparator 1 is disabled when the counter equals TCMPVAL and triggers a TCMP1 event

1 (TXST): Comparator 1 is disabled at TX start TX Engine

2 (RXACT): Comparator 1 is disabled on RX going going Active (default: low)

3 (RXACTN): Comparator 1 is disabled on RX going Inactive
RESTARTEN

Restart Timer on TCMP1

0 (DISABLE): Disable the timer restarting on TCMP1

1 (ENABLE): Enable the timer restarting on TCMP1

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data